

ELEC 3106

Study Notes

By Tommy Sailing


Semester 1 2013 – Electrical Engineering
The University of New South Wales

NOTICE:

These are my personal study notes, written as an undergraduate university student, based on the course content of ELEC 3106, 2013 and are provided only in the hope that you will find them useful for your own personal studies. They are not to be treated as a formal, peer-reviewed publication and may contain errors. As such, do not rely on these notes as a 100% reliable study source. I politely ask that these notes are not distributed outside of my website, www.tommysailing.com.

NOTES - Week 3 : Digital fan-out, noise margins, VTC, I/O, gate delays

Basics of digital logic :



Each input is designed so that any voltage below V_{IL} is regarded as logic 0 and any voltage above V_{IH} is regarded as logic 1. Same goes for output.

The space in between is called the 'noise immunity', where the input is undefined. Switching must occur quickly to avoid being in this state (more common in asynchronous circuits!). Allowable range for inputs are generally more generous than those of the outputs.

Requirement in DCD: $V_{OH} > V_{IH}$ and $V_{OL} < V_{IL}$

Transistor-Transistor Logic (TTL) levels: | CMOS levels (PS dependent)

74LS00 : $V_{CC} : 4.5V \rightarrow 5.5V$

$V_{IH} : 2V$ $V_{IL} = 0.8V$

$V_{OH} : 2.4V$ $V_{OL} = 0.4V$

74HC00 : $V_{CC} = 2V \rightarrow 6V$

$V_{IH} : 1.5V \rightarrow 2V$ $V_{IL} = 0.3V \rightarrow 1.5V$


$V_{OH} : 1.9V \rightarrow 5.9V$ $V_{OL} = 0.1V \rightarrow 0.4V$

We prefer CMOS circuits that are TTL-compatible, e.g. 74HC family.

TTL devices consume substantially more power than CMOS devices. When input is pulled low, lots of current flows out. When high, little current flows in.

And noise margins : $NMH = V_{OH} - V_{IH}$ & $NML = V_{IL} - V_{OL}$


Case study - the CMOS 74HC00 ($= \overline{D_1} \cdot \overline{D_2} \cdot \overline{D_3}$) NAND gate




Fan-out is determined by load capacitance & speed.

NOTES - Week 3 : Rise time & Gate Delays

Rise-time & propagation delay: E.g. 74LS00 \rightarrow D_o



From DS, $t_{PHL} \left\{ \begin{array}{l} 15 \text{ ns} \\ t_{PLH} \end{array} \right.$



But never use faster logic than you need!

$$t_{Zin} = t_2 - t_1 = RC \ln 9/19 \text{ ns} \quad (74HC00)$$

Definition (i) FAN-OUT is (of a logic gate) the output - the number of gate inputs to which it is connected. The maximum fan-out of a logic gate's output measures its load-driving capability : the greatest number of inputs of gates which the output can be safely connected.



TTL:	I _{OH} sourcing - 0.6mA	I _{OL} sinking 16mA
	I _{IH} sinking 40μA	I _{IL} sourcing +1.6mA

As per as formulae go, fan out = $\min \left[\left(\frac{I_{OL}}{I_2} \right), \left(\frac{I_{OH}}{I_{IH}} \right) \right]$
usually this

I/O current levels in CMOS logic: I_i = ±1μA | I_o = ±2.5mA

For a V_{DD} = 4.5V \rightarrow V_{oi} = 0.33V at 4mA


TTL input characteristics (no Schottky!) | CMOS input characteristics (w protection diodes)




NOTES - Week 3: TTL and CMOS characteristics

TTL output characteristics:



- Output high




- Output low




TTL Open collector



O/P Low



O/P High



Make sure fan out
and noise margin
are taken into
consideration!